ENGINEERING MATHEMATICS - IV
Sub Code
|
:
|
10MAT41
|
IA Marks
|
:
|
25
|
Hrs/ Week
|
:
|
04
|
|
Exam Hours
|
:
|
03
|
Total Hrs.
|
:
|
52
|
|
Exam Marks
|
:
|
100
|
PART – A
UNIT 1:
Numerical Methods
Numerical solutions of first order and first degree ordinary
differential equations – Taylor’s series method, Modified
Euler’s method, Runge –
Kutta method of fourth order,
Milne’s and Adams-Bashforth
predictor and corrector methods (All formulae without
Proof).
UNIT 2:
Complex Variables
Function of a complex variable, Limit, Continuity
Differentiability – Definitions. Analytic functions, Cauchy –
Riemann equations in cartesian and
polar forms, Properties of analytic functions. Conformal
Transformation – Definition. Discussion of transformations: W =
z2, W = ez, W
= z + (I/z), z
≠
0 Bilinear
transformations.
UNIT 3:
Complex Integration
Complex line integrals, Cauchy’s theorem, Cauchy’s integral
formula. Taylor’s and Laurent’s series (Statements only)
Singularities, Poles, Residues, Cauchy’s residue theorem
(statement only).
UNIT 4:
Series solution of Ordinary Differential Equations and Special
Functions
Series solution – Frobenius method,
Series solution of Bessel’s D.E. leading to Bessel function of
fist kind. Equations reducible to Bessel’s D.E.,
Series solution of Legendre’s D.E. leading to Legendre
Polynomials. Rodirgue’s
formula.
PART – B
UNIT 5:
Statistical Methods
Curve fitting by the method of least squares: y = a +
bx, y = a + bx
+ cx2, y =
axb
y = abx, y =
aebx, Correlation and
Regression.
Probability: Addition rule, Conditional probability,
Multiplication rule, Baye’s
theorem.
UNIT 6:
Random Variables (Discrete and Continuous)
p.d.f., c.d.f. Binomial,
Poisson, Normal and Exponential distributions.
UNIT 7:
Sampling, Sampling distribution, Standard error. Testing of
hypothesis for means. Confidence limits for means, Student’s t
distribution, Chi-square distribution
as a test of goodness of
fit.
UNIT 8:
Concept of joint probability – Joint probability distribution,
Discrete and Independent random variables. Expectation,
Covariance, Correlation coefficient.
Probability vectors, Stochastic matrices, Fixed points, Regular
stochastic matrices. Markov chains, Higher transition
probabilities. Stationary distribution of regular Markov chains
and absorbing states.
Text book:
1. Higher Engineering Mathematics
by
Dr. B.S. Grewal, 36th
Edn. Kanna
Publications.
2. Probability
by
Seymour Lipschutz (Schaum’s
series)
Reference Books:
1.
Higher Engineering Mathematics
by B.V. Ramana (Tata-Macgraw
Hill).
2.
Advanced Modern Engineering Mathematics
by Glyn James – Pearson Education.
|
|
MICROCONTROLLERS
(Common
to EC/TC/EE/IT/BM/ML)
Sub Code
|
:
|
10ES42
|
IA Marks
|
:
|
25
|
Hrs/ Week
|
:
|
04
|
|
Exam Hours
|
:
|
03
|
Total Hrs.
|
:
|
52
|
|
Exam Marks
|
:
|
100
|
PART – A
UNIT 1:
Microprocessors and microcontroller. Introduction,
Microprocessors and Microcontrollers, RISC & CISC CPU
Architectures, Harvard & Von-Neumann CPU architecture, Computer
software.
The
8051 Architecture: Introduction, Architecture of 8051, Pin
diagram of 8051, Memory organization, External Memory
interfacing, Stacks.
UNIT 2:
Addressing Modes: Introduction, Instruction syntax, Data types,
Subroutines, Addressing modes: Immediate addressing , Register
addressing, Direct addressing, Indirect addressing, relative
addressing, Absolute addressing, Long addressing, Indexed
addressing, Bit inherent addressing, bit direct
addressing.
Instruction set: Instruction timings, 8051 instructions: Data
transfer instructions, Arithmetic instructions, Logical
instructions, Branch instructions, Subroutine instructions, Bit
manipulation instruction.
UNIT 3:
8051 programming: Assembler directives, Assembly language
programs and Time delay calculations.
UNIT 4:
8051 Interfacing and Applications: Basics of I/O concepts, I/O
Port Operation, Interfacing 8051 to LCD, Keyboard, parallel
and serial ADC, DAC, Stepper motor interfacing and DC motor
interfacing and
programming
UNIT 5:
8051 Interrupts and Timers/counters: Basics of interrupts, 8051
interrupt structure, Timers and Counters, 8051 timers/counters,
programming 8051 timers in assembly and C
.
UNIT 6:
8051 Serial Communication: Data communication, Basics of Serial
Data Communication, 8051 Serial Communication, connections to
RS-232, Serial communication Programming in assembly and C.
8255A Programmable Peripheral Interface:, Architecture of 8255A,
I/O addressing,, I/O devices interfacing with 8051 using 8255A.
Course Aim – The MSP430 microcontroller is ideally suited for
development of low-power embedded systems that must run on
batteries for many years. There are also applications where
MSP430 microcontroller must operate on energy harvested from the
environment. This is possible due to the ultra-low power
operation of MSP430 and the fact that it provides a complete
system solution including a RISC CPU, flash memory, on-chip data
converters and on-chip peripherals.
UNIT 7:
Motivation for MSP430microcontrollers
– Low Power embedded systems, On-chip peripherals (analog and
digital), low-power RF capabilities.
Target applications (Single-chip, low cost, low power, high
performance system design).
MSP430 RISC CPU architecture,
Compiler-friendly features, Instruction set, Clock system,
Memory subsystem. Key differentiating factors between different
MSP430 families.
Introduction to Code Composer Studio
(CCS v4). Understanding how to use CCS for Assembly, C,
Assembly+C projects for MSP430
microcontrollers. Interrupt programming.
Digital I/O – I/O ports
programming using C and assembly, Understanding the
muxing scheme of the MSP430
pins.
UNIT 8:
On-chip peripherals. Watchdog Timer, Comparator,
Op-Amp, Basic Timer, Real Time Clock (RTC), ADC, DAC, SD16, LCD,
DMA.
Using the Low-power features of MSP430.
Clock system, low-power modes, Clock request feature, Low-power
programming and Interrupt.
Interfacing LED, LCD, External
memory.
Seven segment LED modules interfacing. Example – Real-time
clock.
Case Studies of applications of MSP430
-
Data acquisition system, Wired Sensor network, Wireless sensor
network with Chipcon RF
interfaces.
Text Books:
1.
“The
8051 Microcontroller and Embedded Systems – using assembly and C
”-, Muhammad Ali
Mazidi and Janice Gillespie
Mazidi and Rollin D.
McKinlay; PHI, 2006 / Pearson, 2006
2.
“MSP430 Microcontroller Basics”,
John Davies, Elsevier, 2008.
Reference Books:
1.
“The 8051
Microcontroller Architecture, Programming &
Applications”,
2e Kenneth J. Ayala ;,
Penram International, 1996 /
Thomson Learning 2005.
2.
“The
8051 Microcontroller”,
V.Udayashankar
and
MalikarjunaSwamy, TMH, 2009
3.
MSP430 Teaching CD-ROM, Texas
Instruments, 2008 (can be
4.
Microcontrollers: Architecture, Programming, Interfacing and
System Design”,Raj
Kamal, “Pearson Education, 2005
|
CONTROL SYSTEMS
(Common to EC/TC/EE/IT/BM/ML)
Sub Code
|
:
|
10ES43
|
IA Marks
|
:
|
25
|
Hrs/ Week
|
:
|
04
|
|
Exam Hours
|
:
|
03
|
Total Hrs.
|
:
|
52
|
|
Exam Marks
|
:
|
100
|
PART – A
UNIT 1:
Modeling of Systems:
Introduction to Control Systems, Types of Control Systems,
Effect of Feedback Systems, Differential equation of Physical
Systems -Mechanical systems, Friction, Translational systems
(Mechanical accelerometer, systems excluded), Rotational
systems, Gear trains, Electrical systems, Analogous
systems
UNIT 2:
Block diagrams and signal flow graphs:
Transfer functions, Block diagram algebra, Signal Flow graphs
(State variable formulation excluded),
UNIT 3:
Time Response of feed back control
systems: Standard test
signals, Unit step response of First and second order systems,
Time response specifications, Time response specifications of
second order systems, steady – state errors and error constants.
Introduction to PID Controllers(excluding design)
UNIT 4:
Stability analysis:
Concepts of stability, Necessary conditions for Stability,
Routh- stability criterion, Relative
stability analysis; More on the
Routh stability
criterion.
PART – B
UNIT 5:
Root–Locus Techniques:
Introduction, The root locus concepts, Construction of root
loci.
UNIT 6:
Frequency domain analysis:
Correlation between time and
frequency response, Bode plots,
Experimental determination of transfer functions,
Assessment of relative stability using Bode Plots.
Introduction to lead, lag and lead-lag compensating networks
(excluding design).
UNIT
7:
Stability in the frequency domain:
Introduction to Polar Plots, (Inverse Polar Plots excluded)
Mathematical preliminaries, Nyquist
Stability criterion, Assessment of
relative stability using Nyquist
criterion, (Systems with transportation lag excluded).
UNIT 8:
Introduction to State variable analysis:
Concepts of state, state
variable and state models for electrical systems, Solution of
state
equations.
TEXT BOOK :
1. J. Nagarath and
M.Gopal,
“Control Systems Engineering”, New Age International (P)
Limited, Publishers, Fourth edition – 2005
REFERENCE BOOKS:
1.
“Modern Control Engineering “,
K. Ogata, Pearson
Education Asia/ PHI, 4th Edition, 2002.
2.
“Automatic Control Systems”,
Benjamin C. Kuo and
Farid Golnaagi,
Wiley Studnt 8th Edition,
2009
3.
“Feedback and Control System”,
Joseph
J Distefano III et al.,
Schaum’s Outlines, TMH, 2nd
Edition 2007.
|
|
SIGNALS & SYSTEMS
(Common to EC/TC/IT/BM/ML)
Sub Code
|
:
|
10EC44
|
IA Marks
|
:
|
25
|
Hrs/ Week
|
:
|
04
|
|
Exam Hours
|
:
|
03
|
Total Hrs.
|
:
|
52
|
|
Exam Marks
|
:
|
100
|
PART – A
UNIT 1:
Introduction:
Definitions of a signal and a system, classification of signals,
basic Operations on signals, elementary signals, Systems viewed
as Interconnections of operations, properties of
systems.
UNIT 2:
Time-domain representations for LTI systems – 1:
Convolution, impulse response representation, Convolution Sum
and Convolution Integral.
UNIT 3:
Time-domain representations for LTI systems – 2:
properties of impulse response representation, Differential
and difference equation Representations, Block diagram
representations.
UNIT 4:
Fourier representation for signals – 1:
Introduction, Discrete time and continuous time Fourier series
(derivation of series excluded) and their
properties .
PART – B
UNIT 5:
Fourier representation for signals – 2:
Discrete and continuous Fourier
transforms(derivations of transforms
are excluded) and their properties.
UNIT 6:
Applications of Fourier representations:
Introduction, Frequency response
of LTI systems, Fourier transform representation of periodic
signals, Fourier transform representation of discrete time
signals
UNIT 7:
Z-Transforms – 1:
Introduction, Z – transform, properties of ROC, properties of Z
– transforms, inversion of Z – transforms.
UNIT 8:
Z-transforms – 2:
Transform analysis of LTI Systems, unilateral Z- Transform and
its application to solve difference equations.
TEXT BOOK
Simon Haykin and Barry Van
Veen
“Signals and Systems”, John Wiley & Sons, 2001.Reprint 2002
REFERENCE BOOKS:
1.
Alan V Oppenheim, Alan S,
Willsky and A
Hamid Nawab,
“Signals and Systems” Pearson Education Asia / PHI, 2nd
edition, 1997. Indian Reprint 2002
2.
H. P Hsu, R.
Ranjan, “Signals
and Systems”, Scham’s outlines, TMH,
2006
3.
B. P. Lathi,
“Linear Systems and Signals”, Oxford University Press, 2005
4.
Ganesh
Rao and Satish
Tunga,
“Signals and Systems”, Pearson/Sanguine Technical Publishers,
2004
|
FUNDAMENTALS OF HDL
(Common to EC/TC/IT/BM/ML)
Sub Code
|
:
|
10EC45
|
IA Marks
|
:
|
25
|
Hrs/ Week
|
:
|
04
|
|
Exam Hours
|
:
|
03
|
Total Hrs.
|
:
|
52
|
|
Exam Marks
|
:
|
100
|
PART-A
UNIT 1:
Introduction:
Why
HDL? , A Brief History of HDL, Structure of HDL Module,
Operators, Data types, Types of Descriptions, simulation and
synthesis, Brief comparison of VHDL and
Verilog.
UNIT 2:
Data –Flow Descriptions:
Highlights of Data-Flow Descriptions, Structure of Data-Flow
Description, Data Type – Vectors.
UNIT 3:
Behavioral Descriptions:
Behavioral Description highlights, structure of HDL behavioral
Description, The VHDL variable –Assignment Statement, sequential
statements.
UNIT 4:
Structural Descriptions:
Highlights of structural Description, Organization of the
structural Descriptions, Binding, state Machines, Generate,
Generic, and Parameter
statements.
PART-B
UNIT 5: Procedures, Tasks, and Functions:
Highlights of Procedures, tasks, and Functions, Procedures and
tasks, Functions.
Advanced HDL Descriptions:
File Processing, Examples of File Processing
UNIT 6:
Mixed –Type Descriptions:
Why
Mixed-Type Description? VHDL User-Defined Types, VHDL Packages,
Mixed-Type Description examples
UNIT 7:
Mixed –Language Descriptions:
Highlights of Mixed-Language Description, How to invoke One
language from the Other, Mixed-language Description Examples,
Limitations of Mixed-Language
Description.
UNIT 8:
Synthesis Basics:
Highlights of Synthesis, Synthesis information from Entity and
Module, Mapping Process and Always in the Hardware Domain.
Text Books:
1.
HDL
Programming (VHDL and Verilog)-
Nazeih M.Botros-
Dreamtech Press
2.
(Available through John Wiley – India and Thomson Learning) 2006
Edition
Reference Books:
1.
Verilog
HDL
–Samir
Palnitkar-Pearson Education
2.
VHDL
-Douglas perry-Tata McGraw-Hill
3.
A
Verilog HDL Primer-
J.Bhaskar – BS Publications
4.
Circuit Design with VHDL-Volnei
A.Pedroni-PHI
|
|
LINEAR IC’s & APPLICATIONS
(Common to EC/TC/IT/BM/ML)
Sub Code
|
:
|
10EC46
|
IA Marks
|
:
|
25
|
Hrs/ Week
|
:
|
04
|
|
Exam Hours
|
:
|
03
|
Total Hrs.
|
:
|
52
|
|
Exam Marks
|
:
|
100
|
PART - A
UNIT
1:
Operational Amplifier Fundamentals:
Basic Op-Amp circuit, Op-Amp parameters – Input and output
voltage, CMRR and PSRR, offset voltages and currents, Input and
output impedances, Slew rate and Frequency limitations; Op-Amps
as DC Amplifiers- Biasing Op-Amps, Direct coupled -Voltage
Followers, Non-inverting Amplifiers, Inverting amplifiers,
Summing amplifiers, Difference amplifier.
UNIT 2:
Op-Amps as AC Amplifiers:
Capacitor coupled Voltage Follower, High input impedance -
Capacitor coupled Voltage Follower, Capacitor coupled
Non-inverting Amplifiers, High input impedance - Capacitor
coupled Non-inverting Amplifiers, Capacitor coupled Inverting
amplifiers, setting the upper cut-off frequency, Capacitor
coupled Difference amplifier, Use of a single polarity power
supply.
UNIT 3:
Op-Amps frequency response and compensation:
Circuit stability, Frequency and phase response, Frequency
compensating methods, Band width, Slew rate effects,
Zin Mod
compensation, and circuit stability precautions.
UNIT 4:
OP-AMP Applications:
Voltage sources, current sources and
current sinks,
Current
amplifiers, instrumentation amplifier,
precision
rectifiers, Limiting
circuits.
PART – B
UNIT 5:
More applications:
Clamping circuits, Peak detectors, sample and hold circuits, V
to I and I to V converters, Log and antilog amplifiers,
Multiplier and divider, Triangular / rectangular wave
generators, Wave form generator design, phase shift oscillator,
Wein bridge oscillator.
UNIT 6:
Non-linear circuit applications:
crossing detectors, inverting Schmitt trigger circuits,
Monostable &
Astable multivibrator, Active
Filters –First and second order Low pass & High pass
filters.
UNIT 7:
Voltage Regulators:
Introduction, Series Op-Amp regulator, IC Voltage
regulators, 723 general purpose regulator, Switching regulator.
UNIT
8:
Other Linear IC applications:
555 timer - Basic timer
circuit, 555 timer used as astable
and monostable
multivibrator, Schmitt trigger; PLL-operating principles,
Phase detector / comparator, VCO; D/A and
A/ D converters – Basic DAC Techniques, AD converters.
7 Hours
TEXT BOOKS:
1.
“Operational Amplifiers and Linear IC’s”,
David A. Bell, 2nd edition,
PHI/Pearson, 2004
2.
“Linear Integrated Circuits”,
D.
Roy Choudhury and
Shail B. Jain, 2nd
edition, Reprint 2006, New Age International
REFERENCE BOOKS:
1.
“Op
- Amps and Linear Integrated Circuits”,
Ramakant
A. Gayakwad, 4th
edition, PHI,
2.
“Operational Amplifiers and Linear Integrated Circuits”,
Robert. F. Coughlin & Fred.F.
Driscoll, PHI/Pearson, 2006
3.
“Op
- Amps and Linear Integrated Circuits”,
James M. Fiore, Thomson Learning, 2001
4.
“Design with Operational Amplifiers and Analog Integrated
Circuits”,
Sergio Franco, TMH, 3e, 2005
|
MICROCONTROLLERS LAB
(Common
to EC/TC/EE/IT/BM/ML)
Sub Code
|
:
|
10ESL47
|
IA Marks
|
:
|
25
|
Hrs/ Week
|
:
|
03
|
|
Exam Hours
|
:
|
03
|
Total Hrs.
|
:
|
42
|
|
Exam Marks
|
:
|
50
|
I. PROGRAMMING
1.
Data Transfer - Block move, Exchange, Sorting, Finding largest
element in an array.
2.
Arithmetic Instructions - Addition/subtraction, multiplication
and division, square, Cube – (16 bits Arithmetic operations –
bit addressable).
3.
Counters.
4.
Boolean & Logical Instructions (Bit manipulations).
5.
Conditional CALL & RETURN.
6.
Code conversion: BCD – ASCII; ASCII – Decimal; Decimal - ASCII;
HEX - Decimal and Decimal - HEX .
7.
Programs to generate delay, Programs using serial port and
on-Chip timer / counter.
Note: Programming exercise is to be done on both 8051 & MSP430.
II. INTERFACING:
Write C programs to interface 8051 chip to Interfacing modules
to develop single chip solutions.
8.
Simple Calculator using 6 digit seven segment
display and Hex Keyboard interface to
8051.
9. Alphanumeric LCD panel and Hex keypad input interface to
8051.
10.
External ADC and Temperature control interface to 8051.
11.
Generate different waveforms Sine, Square, Triangular, Ramp etc.
using DAC interface to 8051; change the frequency and amplitude.
12.
Stepper and DC motor control interface to 8051.
13..
Elevator interface to 8051.
|
|
HDL LAB
(Common to EC/TC/IT/BM/ML)
Sub Code
|
:
|
10ECL48
|
IA Marks
|
:
|
25
|
Hrs/ Week
|
:
|
03
|
|
Exam Hours
|
:
|
03
|
Total Hrs.
|
:
|
42
|
|
Exam Marks
|
:
|
50
|
Note: Programming can be done using any compiler. Download the
programs on a FPGA/CPLD boards such as Apex/Acex/Max/Spartan/Sinfi/TK
Base or equivalent and performance testing may be done using 32
channel pattern generator and logic analyzer apart from
verification by simulation with tools such as
Altera/Modelsim
or equivalent.
PROGRAMMING (using VHDL and Verilog)
1.
Write HDL code to realize all the logic gates
2.
Write a HDL program for the following combinational designs
a.
2
to 4 decoder
b.
8
to 3 (encoder without priority & with priority)
c.
8
to 1 multiplexer
d.
4
bit binary to gray converter
e.
Multiplexer, de-multiplexer, comparator.
2.
Write a HDL code to describe the functions of a Full Adder Using
three modeling styles.
3.
Write a model for 32 bit ALU using the schematic diagram shown
below
A (31:0) B (31:0)
Out
·
ALU
should use combinational logic to calculate an output based on
the four bit op-code input.
·
ALU
should pass the result to the out bus when enable line in high,
and tri-state the out bus when the enable line is low.
·
ALU
should decode the 4 bit op-code according to the given in
example below.
OPCODE
|
ALU OPERATION
|
1.
|
A + B
|
2.
|
A – B
|
3.
|
A Complement
|
4.
|
A * B
|
5.
|
A AND B
|
6.
|
A OR B
|
7.
|
A NAND B
|
8.
|
A XOR B
|
4.
Develop the HDL code for the following flip-flops, SR, D, JK,
T.
5.
Design 4 bit binary, BCD counters (Synchronous reset and
Asynchronous reset) and “any sequence” counters
INTERFACING
(at
least four of the following must be covered using VHDL/Verilog)
1.
Write HDL code to display messages on the given seven segment
display and LCD and accepting Hex key pad input data.
2.
Write HDL code to control speed, direction of DC and Stepper
motor.
3.
Write HDL code to accept 8 channel Analog
signal, Temperature sensors and display the data on LCD
panel or Seven segment display.
4.
Write HDL code to generate different waveforms (Sine, Square,
Triangle, Ramp etc.,) using DAC change the frequency and
amplitude.
5.
Write HDL code to simulate Elevator operations
6.
Write HDL code to control external lights using relays.
|
